[1]Parker D A, Parhi K K. Low-area/power parallel FIR digital filters implementations[J].JournalofVLSISignalPRocessing,1997,17(1):75-92.
[2]Zhangnong jiang,Alan Willson N.Efficient digital filtering architectures using Pipeling/Interleaving[J].IEEE Transactions on Circuits and Systems-Ⅱ,1997,44(2):110-118.